


## “Simple” performance modeling: The Roofline Model

Loop-based performance modeling: Execution vs. data transfer



Simplistic view of the hardware:



Simplistic view of the software:

```
! may be multiple levels
do i = 1, <sufficient>
  <complicated stuff doing
    N flops causing
    V bytes of data transfer>
enddo
```

Computational intensity  $I = \frac{N}{V}$   
→ Unit: flop/byte



## How fast can tasks be processed? $P$ [flop/s]


The bottleneck is either

- The execution of work:  $P_{\text{peak}}$  [flop/s]
- The data path:  $I \cdot b_S$  [flop/byte x byte/s]

$$P = \min(P_{\text{peak}}, I \cdot b_S)$$

This is the “Naïve Roofline Model”

- High intensity:  $P$  limited by execution
- Low intensity:  $P$  limited by data transfer
- “Knee” at  $P_{\text{max}} = I \cdot b_S$ :  
Best use of resources
- Roofline is an “optimistic” model  
 (“light speed”)





## Apply the naive Roofline model in practice


- Machine parameter #1: Peak performance:  $P_{peak} \left[ \frac{F}{s} \right]$
- Machine parameter #2: Memory bandwidth:  $b_S \left[ \frac{B}{s} \right]$
- Code characteristic: Computational Intensity:  $I \left[ \frac{F}{B} \right]$

Machine properties:

$$P_{peak} = 4 \frac{GF}{s}$$

$$b_S = 10 \frac{GB}{s}$$

Application property:  $I$





- **The roofline formalism is based on some (crucial) prerequisites:**
  - There is a clear concept of “work” vs. “traffic”
    - “work” = flops, updates, iterations...
    - “traffic” = required data to do “work”
  - **Attainable bandwidth of code = input parameter!** Determine effective **saturated** bandwidth of the chip via simple streaming benchmarks to model more complex kernels and applications
- **Assumptions behind the model:**
  - **Data transfer and core execution overlap perfectly!**
    - **Either** the limit is core execution **or** it is data transfer
  - **Slowest limiting factor “wins”;** all others are assumed to have no impact
  - Latency effects are ignored, i.e. **perfect streaming mode**
  - **“Steady state”** code execution (no wind-up/-down effects)





1.  $P_{\max}$  = Applicable peak performance of a loop, assuming that data comes from the level 1 cache (this is not necessarily  $P_{\text{peak}}$ )  
→ e.g.,  $P_{\max} = 176$  GFlop/s
2.  $I$  = Computational intensity (“work” per byte transferred) over the slowest data path utilized (code balance  $B_C = I^{-1}$ )  
→ e.g.,  $I = 0.167$  Flop/Byte →  $B_C = 6$  Byte/Flop
3.  $b_S$  = Applicable (saturated) peak bandwidth of the slowest data path utilized  
→ e.g.,  $b_S = 56$  GByte/s

Expected performance:

$$P = \min(P_{\max}, I \cdot b_S) = \min\left(P_{\max}, \frac{b_S}{B_C}\right)$$

[Byte/s] (pointing to  $b_S$ )  
[Byte/Flop] (pointing to  $B_C$ )

R.W. Hockney and I.J. Curington:  $f_{1/2}$ : A parameter to characterize memory and communication bottlenecks.

Parallel Computing 10, 277-286 (1989). DOI: 10.1016/0167-8191(89)90100-2


W. Schönauer: Scientific Supercomputing: Architecture and Use of Shared and Distributed Memory Parallel Computers. Self-edition (2000)

S. Williams: Auto-tuning Performance on Multicore Computers. UCB Technical Report No. UCB/EECS-2008-164. PhD thesis (2008)




## Multiple ceilings may apply

- Different  $P_{\max}$   
→ different flat ceilings
- Different bandwidths / data paths  
→ different inclined ceilings





Haswell port scheduler model:





- **Per cycle with AVX, SSE, or scalar**
  - 2 LOAD instructions **AND** 1 STORE instruction
  - 2 instructions selected from the following five:
    - 2 FMA (fused multiply-add)
    - 2 MULT
    - 1 ADD
- **Overall maximum of 4 instructions per cycle**
  - In practice, 3 is more realistic
  - $\mu$ -ops may be a better indicator for short loops
- **Remember: one AVX instruction handles**
  - 4 DP operands or
  - 8 SP operands
- **First order correction**
  - Typically only two LD/ST instructions per cycle due to one AGU handling “simple” addresses only
  - See SIMD chapter for more about memory addresses



```
double *A, *B, *C, *D;
for (int i=0; i<N; i++) {
    A[i] = B[i] + C[i] * D[i];
}
```

Assembly code (AVX2+FMA, no additional unrolling):

```
..B2.9:
vmovupd    (%rdx,%rax,8), %ymm2 # LOAD
vmovupd    (%r12,%rax,8), %ymm1 # LOAD
vfmadd213pd (%rbx,%rax,8), %ymm1, %ymm2 # LOAD+FMA
vmovupd    %ymm2, (%rdi,%rax,8) # STORE
addq      $4, %rax
cmpq      %r11, %rax
jb        ..B2.9
# remainder loop omitted
```

Iterations are independent  
→ throughput assumption justified!

Best-case execution time?



```
double *A, *B, *C, *D;
for (int i=0; i<N; i++) {
    A[i] = B[i] + C[i] * D[i];
}
```

Minimum number of cycles to process **one AVX-vectorized iteration** (equivalent to 4 scalar iterations) on one core?

→ Assuming full throughput:

Cycle 1: **LOAD + LOAD + STORE**

Cycle 2: **LOAD + LOAD + FMA + FMA**

Cycle 3: **LOAD + LOAD + STORE**

**Answer: 1.5 cycles**




```
double *A, *B, *C, *D;
for (int i=0; i<N; i++) {
    A[i] = B[i] + C[i] * D[i];
}
```

What is the **performance in GFlops/s per core** and the **bandwidth in GBytes/s**?

One AVX iteration (1.5 cycles) does  $4 \times 2 = 8$  flops:

$$2.3 \cdot 10^9 \text{ cy/s} \cdot \frac{8 \text{ flops}}{1.5 \text{ cy}} = \mathbf{12.27 \frac{\text{Gflops}}{\text{s}}}$$

$$12.27 \frac{\text{Gflops}}{\text{s}} \cdot 16 \frac{\text{bytes}}{\text{flop}} = 196 \frac{\text{Gbyte}}{\text{s}}$$





## Vector triad $A(:, :) = B(:, :) + C(:, :) * D(:, :)$ on a 2.3 GHz 14-core Haswell chip

Consider full chip (14 cores):

Memory bandwidth:  $b_S = 50 \text{ GB/s}$

Code balance (incl. write allocate):

$B_c = (4+1) \text{ Words} / 2 \text{ Flops} = 20 \text{ B/F} \rightarrow I = 0.05 \text{ F/B}$

$\rightarrow I \cdot b_S = 2.5 \text{ GF/s}$  (0.5% of peak performance)

$P_{\text{peak}} / \text{core} = 36.8 \text{ Gflop/s}$  ((8+8) Flops/cy x 2.3 GHz)

$P_{\text{max}} / \text{core} = 12.27 \text{ Gflop/s}$  (see prev. slide)

$\rightarrow P_{\text{max}} = 14 * 12.27 \text{ Gflop/s} = 172 \text{ Gflop/s}$  (33% peak)

$$P = \min(P_{\text{max}}, I \cdot b_S) = \min(172, 2.5) \text{ GFlop/s} = 2.5 \text{ GFlop/s}$$

# Code balance: more examples



```
double a[], b[];
for(i=0; i<N; ++i) {
    a[i] = a[i] + b[i];}
```

$$B_C = 24B / 1F = 24 \text{ B/F}$$
$$I = 0.042 \text{ F/B}$$

```
double a[], b[];
for(i=0; i<N; ++i) {
    a[i] = a[i] + s * b[i];}
```

$$B_C = 24B / 2F = 12 \text{ B/F}$$
$$I = 0.083 \text{ F/B}$$

```
float s=0, a[];
for(i=0; i<N; ++i) {
    s = s + a[i] * a[i];}
```

Scalar – can be kept in register

$$B_C = 4B / 2F = 2 \text{ B/F}$$
$$I = 0.5 \text{ F/B}$$

```
float s=0, a[], b[];
for(i=0; i<N; ++i) {
    s = s + a[i] * b[i];}
```

Scalar – can be kept in register

$$B_C = 8B / 2F = 4 \text{ B/F}$$
$$I = 0.25 \text{ F/B}$$

Scalar – can be kept in register



- For quick comparisons the concept of **machine balance** is useful

$$B_m = \frac{b_s}{P_{\text{peak}}}$$

- Machine Balance** = How much input data can be delivered for each FP operation? (“**Memory Gap characterization**”)
  - Assuming balanced MULT/ADD
- Rough estimate:  $B_m \ll B_c \rightarrow$  strongly memory-bound code
- Typical values (main memory):**

Intel Haswell 14-core 2.3 GHz

$$B_m = 60 \text{ GB/s} / (14 \times 2.3 \times 16) \text{ GF/s} \approx \mathbf{0.12 \text{ B/F}}$$


Intel Skylake 24-core 2.3 GHz  $\approx \mathbf{0.06 \text{ B/F}}$

Nvidia P100  $\approx \mathbf{0.10 \text{ B/F}}$

Nvidia V100  $\approx \mathbf{0.10 \text{ B/F}}$

Intel Xeon Phi Knights Landing (MCDRAM)  $\approx \mathbf{0.18 \text{ B/F}}$

# Machine balance over time



[http://www.nec.com/en/press/201710/global\\_20171025\\_01.html](http://www.nec.com/en/press/201710/global_20171025_01.html)



- **Saturation effects** in multicore chips are not explained
  - Reason: “saturation assumption”
  - Cache line transfers and core execution do sometimes not overlap perfectly
  - It is not sufficient to measure single-core STREAM to make it work
  - Only increased “pressure” on the memory interface can saturate the bus  
→ need more cores!
- **In-cache performance is not correctly predicted**
- **The ECM performance model gives more insight:**

G. Hager, J. Treibig, J. Habich, and G. Wellein: Exploring performance and power properties of modern multicore chips via simple machine models. Concurrency and Computation: Practice and Experience (2013).  
[DOI: 10.1002/cpe.3180](https://doi.org/10.1002/cpe.3180) Preprint: [arXiv:1208.2908](https://arxiv.org/abs/1208.2908)

